T he excellent properties of transistors, wires and sensors made from single-walled carbon nanotubes (SWNTs) make them promising candidates for use in advanced nanoelectronic systems 1 . Gas-phase growth procedures such as the high-pressure decomposition of carbon monoxide (HiPCO) method 2,3 yield large quantities of small-diameter semiconducting SWNTs, which are ideal for use in nanoelectronic circuits. As-grown HiPCO material, however, commonly contains a large fraction of carbonaceous impurities that degrade the properties of SWNT devices 4 . Here we demonstrate a purification, deposition and fabrication process that yields devices consisting of metallic and semiconducting nanotubes with electronic characteristics vastly superior to those of circuits made from raw HiPCO. Source-drain current measurements on the circuits as a function of temperature and backgate voltage are used to quantify the energy gap of semiconducting nanotubes in a field-effect transistor geometry. This work demonstrates significant progress towards the goal of producing complex integrated circuits from bulk-grown SWNT material.
T he excellent properties of transistors, wires and sensors made from single-walled carbon nanotubes (SWNTs) make them promising candidates for use in advanced nanoelectronic systems 1 . Gas-phase growth procedures such as the high-pressure decomposition of carbon monoxide (HiPCO) method 2,3 yield large quantities of small-diameter semiconducting SWNTs, which are ideal for use in nanoelectronic circuits. As-grown HiPCO material, however, commonly contains a large fraction of carbonaceous impurities that degrade the properties of SWNT devices 4 . Here we demonstrate a purification, deposition and fabrication process that yields devices consisting of metallic and semiconducting nanotubes with electronic characteristics vastly superior to those of circuits made from raw HiPCO. Source-drain current measurements on the circuits as a function of temperature and backgate voltage are used to quantify the energy gap of semiconducting nanotubes in a field-effect transistor geometry. This work demonstrates significant progress towards the goal of producing complex integrated circuits from bulk-grown SWNT material.
To date, most work on nanotube electronics has relied on SWNTs grown directly onto substrates by chemical vapour deposition (CVD) [5] [6] [7] . CVD-grown SWNTs have clean sidewalls, enabling high-quality electrical contact to metal electrodes 8, 9 , and they hold promise for accurate placement in integrated circuits using patterned catalysts. However, the use of such material for integrated devices is made difficult by lack of control over whether individual SWNTs are metallic or semiconducting. Moreover, semiconducting SWNTs grown by CVD are typically of large diameter (2-4 nm), leading to an energy bandgap much less than 1 eV. This makes them incompatible with designs for nanoelectronic logic gates consisting of SWNT transistors with high ON/OFF ratios.
Gas-phase growth procedures such as the HiPCO method routinely yield large quantities of SWNTs with diameters less than 1 nm, and they are being scaled to produce industrial quantities. Growth conditions producing semiconducting SWNTs with a narrow distribution of wrapping vector have been reported 10 , and dispersion of HiPCO material as isolated nanotubes has been achieved using amphiphilic molecules [11] [12] [13] [14] , enabling schemes for sorting SWNTs by length 15, 16 , diameter 13 , or metallicity 17, 18 . Finally, dispersed SWNTs have been controllably deposited onto patterned substrates, exploiting specific interactions between the adsorbed amphiphilic molecules and surface monolayers 19, 20 . A major challenge to realizing the potential of HiPCO material for devices is that it usually contains a significant quantity of carbonaceous impurities known to have deleterious effects on the properties of single-nanotube devices. Standard acidbased or oxidation-based purification approaches damage SWNTs and sharply degrade their electronic characteristics (S. Paulson, H. Wadhar, C. Staii, and A.T.J. to be published). In addition, one must remove the amphiphilic molecules after depositing SWNTs onto substrates because residual surfactant on the SWNT leads to poor contact to the electrodes.
Details of the new purification process are provided in the Methods section. Briefly, as-grown HiPCO material is purified by heating in wet air in the presence of H 2 O 2 , gentle acid treatment, magnetic fractionation 21, 22 , and vacuum annealing. The dominant impurities in as-grown HiPCO are catalyst particles and non-SWNT carbon phases. Thermogravimetric analysis and wide-angle X-ray scattering measurements indicate that the impurity content is more than 50 wt% in as-grown HiPCO and less than 5 wt% after purification. Based on this measured impurity content and the measured sample mass after purification, the purification process recovers close to 90% of the SWNT content of the HiPCO. The material to be tested (either raw or purified HiPCO) is dispersed in water using sodium dodecyl benzene sulfonate (NaDDBS) 11 and deposited onto degenerately doped oxidized (400 nm SiO 2 ) silicon wafers. Before deposition, the SiO 2 surface is functionalized with a 3-aminopropyl triethoxysilane (APTS) monolayer, and SWNTs are deposited by briefly dipping the chip in the SWNT-NaDDBS suspension. The sample is rinsed in deionized water, blown dry, and heated in air at 200
• C for 12 h. This last step removes a large fraction of the residual surfactant as shown by a systematic ∼2 nm decrease of the nanotube diameter as measured by atomic force microscopy (AFM). This treatment also vaporizes the APTS monolayer from the bulk of the silicon substrate. Figure 1a is an AFM image of individual SWNTs and small nanotube bundles after deposition from solution and surfactant removal. Cr/Au source and drain electrodes separated by 400 nm are fabricated with electron-beam lithography without alignment, followed by thermal evaporation and liftoff (Fig. 1b,c) . The electrode density is chosen such that ∼50% of the electrode pairs conduct, typically contacting one SWNT or one small bundle. The degenerately doped silicon is used as a back gate electrode in a field-effect transistor (FET) geometry.
The source-drain current I is measured in ambient conditions for different values of the bias voltage V b and gate voltage V g . The behaviour of the I-V g curve at low voltage bias (typically V b = 10-100 mV) is used to categorize each sample as metallic (M), semiconducting (SC), or hybrid (H). Metallic samples have a relatively low source-drain resistance and I shows little or no gate response; we conclude that these samples consist of a single metallic SWNT or a bundle where only metallic SWNTs are contacted. Semiconducting samples exhibit a high ON/OFF ratio, with very large resistance in the OFF state. We presume that conduction occurs through a single semiconducting SWNT or a bundle where current is carried only by semiconducting nanotubes. Hybrid Figure 2 Model of device energy bands. Schottky barriers form where metal leads contact a semiconducting SWNT with energy gap E g and applied bias voltage V b . The Schottky barriers are asymmetric, so holes conduct more readily than electrons. Carriers tunnel through the Schottky barriers, so transport is characterized by an activation energy E a , given by the difference between the Fermi energy E F and the edge of the nearest energy band of the SWNT (here, the valence band).
samples exhibit a small ON/OFF ratio of roughly 2-4. We attribute this behaviour to conduction by metallic and semiconducting SWNTs in parallel. Figure 1d shows examples of these three observed behaviours.
The quality of the purification process was tested by comparing circuits made using as-grown and purified samples from the same HiPCO batch. The fraction of conducting samples was ∼25% (4/16 for raw and 7/30 for purified material) for both fabrication runs. Quoted resistance values for SC samples are for the 'ON' state (V g = −10 V). M and SC circuits made from raw HiPCO had source-drain resistances near 1 G , whereas for purified material we measured a median resistance of 4 M for M/H samples; no SC samples were observed in this first trial. Purification thus leads to a decrease in sample resistance by a factor of more than 200. The electrical transport properties of 29 additional samples made from purified material were then measured and classified. Twenty-two samples were M/H with a median resistance of 500 k . Seven samples were SC with a median resistance of 10 M . These should be compared with typical resistances of 15 and 100 k for M and SC circuits made in our laboratory with CVD-grown SWNTs. The typical ON/OFF ratio of SC devices was 300, with the highest exceeding 5,000. Six of the SC samples exhibited p-type gate behaviour similar to FETs made from CVD-grown SWNTs; one SC device had an ambipolar gate response, with both hole and electron conduction (Fig. 3a) . Supplementary Table S1 is a complete listing of observed sample resistances.
The observed fraction of SC samples (24%) is consistent with HiPCO material having random chirality (that is, 2/3 semiconducting SWNTs and 1/3 metallic). If we assume that small SWNT bundles (2-4 nm in diameter as measured by AFM, as seen in Fig. 1a) show SC behaviour only if all of the 3-4 SWNTs on the bundle exterior contacted by the electrodes are semiconducting 23 , then we expect 20-30% of samples to be SC, in satisfactory agreement with the data. However, more single-tube circuits must be measured to precisely quantify the distribution of metallic and semiconducting SWNTs produced by the HiPCO process.
Three sources increase the resistance in SWNT circuits above the quantum limit of h/4e 2 ≈ 6.4 k , where h is Planck's constant and e the electron charge. Contaminants on the SWNT sidewall increase the contact resistance by acting as tunnel barriers at the electrodes or causing poor wetting of the electrode metallization. The peak in E a corresponds to Fermi energy alignment at the midgap. Because the maximum of E a is 150 meV, the energy gap is found to be 300 meV. The lever arm α ≈ 0.08 is inferred from the slope of a linear fit to E a in the gap region. Oscillations in E a outside the gap region are due to single-electron charging. Error bars for E a are determined from a fit to the data using an Arrhenius plot (see inset to Fig. 4b ).
Schottky barriers form at the contacts to semiconducting (but not metallic) SWNTs, with minimum (tunnel) resistance near 100 k (refs 24,25) . Finally, electron backscattering along the length of the SWNT contributes to resistance. The carrier mean-free path for HiPCO is unknown but it can be several micrometres for clean metallic and semiconducting 26 SWNTs grown by CVD. The high, nearly equal, resistances observed for M and SC devices from as-grown HiPCO indicate that in these samples sidewall contamination is the dominant source of resistance. The new purification process reduces the resistance of both types of sample by a factor of several hundred or more. Despite this improvement, devices from purified HiPCO have resistances significantly larger than those produced from CVD SWNTs. Further experiments will be needed to determine whether this is due to residual contamination that can be removed by an optimized purification process or a larger defect density in purified HiPCO material compared to CVD-grown SWNTs.
Temperature-dependent measurements of SC circuits made from purified material are consistent with thermally activated transport, with an activation energy E a that varies with gate voltage (that is, I(V g ,T) ∝ e −Ea(Vg)/kBT , where k B is Boltzmann's constant). We understand this effect in the following way. Schottky barriers form at the contacts to nanotube FETs 24, 25 (Fig. 2) . Energy-band pinning in such devices is commonly asymmetric, so holes conduct more readily than electrons 27 . Electron conduction is typically still measurable in large-diameter (small-energy-bandgap) SWNTs, leading to ambipolar I(V g ) characteristics (Fig. 3) . In contrast, small-diameter (large-bandgap) SWNTs typically show p-type conduction, with electron conduction suppressed below measurement sensitivity (Fig. 4) . As described below, the data agree with a model where the Schottky barrier acts as a tunnel barrier with different, temperature-independent transparencies for the two carrier types. When V g is set so the Fermi energy E F lies in the bandgap, transport occurs with an activation energy given by E a = |E F − E band |, where E band is the edge of the energy band (valence or conduction) closest to E F ; the activation energy is therefore expected to vary linearly with V g , reaching a maximum of half the energy bandgap when E F is situated at the midgap. We see precisely this behaviour for the ambipolar sample, device I. Figure 3 shows the temperature dependence of I(V g ) for this sample, the bundle 4 nm in diameter imaged in Fig. 1c . We used scanning impedance microscopy to verify that this structure was the only current path connecting source and drain contacts. For fixed V g , the source-drain current data show the expected thermally activated dependence. We use an Arrhenius plot to extract an activation energy E a (Fig. 4b, inset) , which is plotted as a function of V g in Fig. 3b .
The linear regions in Fig. 3b (−2 V < V g < 2 V) occur when E F is situated in the bandgap of the semiconducting SWNT. At V g = 0, E a reaches a maximum of about 150 meV; the energy gap of this SWNT is therefore 300 meV, corresponding to a nanotube diameter near 2 nm that is compatible with that of the AFM images of the structure (Fig. 1c) . From a linear fit to E a in the gap region, the ratio LETTERS of gate capacitance to total capacitance, or 'lever arm' , is found to be α ≈ 0.08, similar to the value of 0.1 found for CVD-grown samples with the same device geometry 8 . The activation energy oscillates for −8 V < V g < −2 V as does I(V g ). We attribute these oscillations to single-electron charging and note that a maximum (minimum) in the activation energy near V g = −6 V (V g = −8 V, −4 V) corresponds to a minimum (maximum) in I(V g ), as expected for the charging regime. Figure 4a shows I(V g ) data as a function of temperature for device II, a p-type FET. Again we observe that E a increases linearly with gate voltage in the range −4 V < V g < 0 V, as expected within the model. We cannot determine E a for positive V g because the current at low temperature is below measurement sensitivity, but the data indicate an energy gap greater than 400 meV and a lever arm α ≈ 0.03. As is the case for device I, I(V g ) and E a (V g ) exhibit oscillations that are attributed to Coulomb effects.
In conclusion, we have demonstrated significant progress towards the goal of fabricating SWNT nanoeletronic devices from bulk HiPCO-grown material. Devices fabricated from raw HiPCO have very high resistance; careful purification is thus essential for removing impurities that degrade device characteristics. After purification, resuspension, deposition, and surfactant removal, SWNTs retain the unique electronic properties that make them leading candidates for nanoelectronic devices. Finally, we demonstrate how the energy gap of individual semiconducting nanotubes can be quantitatively inferred from measurements of device current as a function of temperature and gate voltage.
METHODS DETAILS OF THE PURIFICATION PROCESS
Wet air burn. Impurity carbon phases (amorphous carbon, fullerenes, etc.) were removed by heating raw HiPCO material in air in the presence of H2O2 for 3-6 h.
Acid treatment. Oxidized SWNT material was refluxed with 2-3 M HNO3 for 20 min, neutralized with NaOH, and then washed with deionized water. The material was refluxed with H2O2 for 10 min. These two steps were repeated 2-3 times.
Annealing. The material was annealed in vacuum at 1,150
• C for 2-3 h.
Magnetic fractionation. SWNT material was dispersed in NaDDBS surfactant solution as detailed in ref.
11. The material was flowed over a magnetic field gradient (∼0.08 T cm −1 ). Magnetic impurities felt a force due to the field gradient and were removed from the main flow of material.
